Bereiche | Tage | Auswahl | Suche | Downloads | Hilfe

HK: Fachverband Hadronen und Kerne

HK 40: Accelerators and Instrumentation I

HK 40.3: Vortrag

Dienstag, 17. März 2009, 17:15–17:30, H-ZO 80

Design Optimisation for the Silicon Micro-Strip Part of the PANDA Micro-Vertex-Detector * — •Thomas Würschig, Ralf Kliemt, René Jäkel, and Kai-Thomas Brinkmann — Rheinische Friedrich-Wilhelms-Universität Bonn, HISKP, Nussallee 14-16, D-53115 Bonn, and Technische Universität Dresden, IKTP, Zellescher Weg 19, D-01069 Dresden (both Germany)

The PANDA experiment is one of the key projects at the future FAIR facility, which is under construction at GSI, Darmstadt. The Micro- Vertex-Detector (MVD) is the innermost detector part of the experiment. Silicon sensors are used for high precision tracking. The outer detector layers are equipped with double-sided silicon strip detectors. An optimisation has been accomplished for the layout of the MVD starting with the extraction of design parameters to qualify the physics performance of the detector. A clear definition of the requirements for the frontend electronics, and a precise description of the detector modules, the cooling system and the support structure are necessary to obtain realistic values concerning the material budget, the thermal load and space requirements. Altogether, this data can be taken as input for physics and engineering simulations. In parallel, prototypes for the detector modules and support structures are under development allowing the measurement of key parameters and the demonstration of the technical feasibility for the proposed concept. In consequence, the optimization process to be illustrated for the silicon micro-strip part of the MVD is based on both simulation results and experimental data. (* Supported by BMBF and EU.)