Bereiche | Tage | Auswahl | Suche | Downloads | Hilfe

T: Fachverband Teilchenphysik

T 55: Halbleiterdetektoren 1

T 55.1: Vortrag

Montag, 9. März 2009, 17:00–17:15, A125

Characterization of new ATLAS pixel Front-End prototype for upgraded luminosity — •Hubertus Junker, Marlon Barbero, Michael Karagounis, and Norbert Wermes — Physikalisches Institut, Universität Bonn

Around the year 2012, a first upgrade to the Large Hadron Collider (LHC) is scheduled which should enhance the luminosity by a factor 2-3. To cope with the increased hit rate, the Front-End of the ATLAS innermost pixel detector layer needs to be replaced. A new Front-End chip, called FE-I4, is presently under development in several laboratories around the world. FE-I4 is designed to cope with the higher hit rate and has an enhanced radiation tolerance. In the process of developing FE-I4, an intermediate test chip (FEI4_proto1) has been designed and produced in a 130nm technology. Several independent blocks are implemented on this chip. The main block is an array of 61 by 14 pixel cells with associated configuration logic, bias circuits and DACs as needed for the new ATLAS pixel FE.

To test this chip, a test setup consisting of two PCBs has been developed. The first PCB carries the FEI4_proto1 and routes the designated signals and supply voltages to the chip. The second PCB is a master FPGA board to control the FE, with a USB interface to connect to a PC and provide a user friendly interface. The hardware, software and firmware were developed in Bonn. Using this setup, the behavior and the characteristics of the new blocks were tested to feedback the designers of the FE-I4 and optimize the new chip.