Karlsruhe 2011 – wissenschaftliches Programm
Bereiche | Tage | Auswahl | Suche | Aktualisierungen | Downloads | Hilfe
T: Fachverband Teilchenphysik
T 74: DAQ und Trigger I
T 74.7: Vortrag
Montag, 28. März 2011, 18:15–18:30, 30.23: 2-11
An FPGA based topological processor for the ATLAS L1-Calo trigger ("GOLD") — •Eduard Simioni, Ulrich Schäfer, Bruno Bauß, Rainer Wanke, Carsten Meyer, Andreas Ebling, Jonas Kunze, Weina Ji, Stefan Tapprogge, and Volker Büscher — Institut für Physik, Johannes Gutenberg-Universität, Mainz
The ATLAS trigger consists of three levels. The level 1 (L1) is an hardware FPGAs based custom designed trigger, while the second and third levels are software based.
The LHC machine plans to bring the beam energy to the nominal value of 7 TeV and to increase the luminosity up to 3× 1032 cm−2 s−1 by 2016. The existing L1 trigger system is therefore seriously challenged.
To cope with the resulting higher event rate an extra electronics module will be added in the L1-Calo electronics chain, the topological processor.
Such processor is provided with fast optical I/O and large bandwidth capability in order to perform correlations i.e. among the clusters positions in the ATLAS calorimeters. Given its high flexibility, it can also make use of topological information from other sub-detectors with fast response. The inclusion of such information leads to a major rejection of events of the least physics interest.
In this talk, the current activities in the R&D of the topological processor for the L1-Calo trigger ("GOLD") is presented.