Bereiche | Tage | Auswahl | Suche | Aktualisierungen | Downloads | Hilfe
HK: Fachverband Physik der Hadronen und Kerne
HK 53: Poster – Instrumentation
HK 53.24: Poster
Donnerstag, 22. März 2012, 14:00–16:00, P Foyer
Test and characterization of a trigger loggic firmware for a VME module. — •Damian Ralet1, Hakan T. Johansson2, Stephane Pietri1, Juergen Gerl1, and Norbert Pietralla3 — 1GSI, Darmstadt, Germany — 2Chalmers University, Goeteborg, Sweden — 3TU, Damstadt, Germany
For the PRESPEC collaboration and for the preparation of the AGATA campaign at GSI a firmware called TRigger LOgic (TRLO) was installed on the FPGA (Field Programmable Gate Array) of the VME module, the VULOM4. This software was configured to mimic the PRESPEC trigger, and was tested during summer 2011. The purpose of the test were:
(i) to check if the generation of triggers were coherent with the one made with NIM electronics.
(ii) to compare the required time to generate the readout gates.
(iii) to test the integration of the module in the PreSPEC DAQ.
The results confirmed our expectations, and this module will be used for the AGATA campaign at GSI.