Frankfurt 2014 – wissenschaftliches Programm

Bereiche | Tage | Auswahl | Suche | Aktualisierungen | Downloads | Hilfe

HK: Fachverband Physik der Hadronen und Kerne

HK 56: Instrumentierung

HK 56.5: Vortrag

Freitag, 21. März 2014, 12:15–12:30, HZ 8

Development of a Feature Extraction Pre-Procesing Stage for the CBM-TRD — •Cruz de Jesus Garcia Chavez and Udo Kebschull for the CBM collaboration — Infrastructure and Computer Systems in Data Processing (IRI), Frankfurt University, 60325 Frankfurt am Main, Germany

The feature extraction is a data pre-processing stage of the proposed data acquisition chain (DAQ) for the CBM-TRD experiment at FAIR, aiming to deliver event-filtered and bandwidth-reduced data to the First Level Event Selection (FLES).

The TRD detector of the CBM experiment will be conformed of about 24,000 SPADIC 1.0 front-end chips. The SPADIC 1.0 can deliver full time-bin signals plus useful metadata. In order to efficiently pre-process the data coming from multiple TRD detectors and to deliver only useful and event-filtered information to the FLES, a feature extraction firmware has been developed in order to process multiple SPADIC 1.0 chips. The feature extraction firmware implements multiple algorithms in order to find regions of interest within time-bin signals. Algorithms such as peak-finding, charge integration, center of gravity and time-over threshold were implemented for online analysis. On the other hand, a local clustering algorithm allows to find cluster members and to implement even further data reduction algorithms. This contribution presents an overview of the development and implementation of the feature extraction firmware based in a SysCore3 FPGA development board for the CBM-TRD experiment, as well as its performance in a laboratory setup.