Bereiche | Tage | Auswahl | Suche | Aktualisierungen | Downloads | Hilfe

HK: Fachverband Physik der Hadronen und Kerne

HK 59: Instrumentation 17

HK 59.5: Vortrag

Donnerstag, 26. März 2015, 18:15–18:30, M/HS1

A viable on-chip FPGA configuration memory scrubbing approach for CBM-ToF — •Andrei-Dumitru Oancea, Christian Stüllein, Sebastian Manz, Jano Gebelein, and Udo Kebschull for the CBM collaboration — Infrastruktur und Rechnersysteme in der Informationsverarbeitung (IRI), Goethe-Universität, Senckenberganlage 31, 60325 Frankfurt am Main

The ToF Detector of the CBM Experiment will be equipped with FPGA-based read-out boards (ROBs). These ROBs will be operated in a radiation environment, and therefore need a mitigation mechanism against soft errors in the SRAM-based configuration memories of the FPGAs.

The proposed approach combines intrinsic on-chip single upset correction with extrinsic selective frame scrubbing for multiple-bit upsets. The slow control is realized using the GBT-SCA, which is capable of handling interrupts. This enables the new approach of event-driven configuration frame correction. While conventional blind scrubbing leads to a continuous load on the control path, the selective frame scrubbing reduces this load to a minimum.

For verification purposes, radiation tests with a proton beam were performed at COSY, Juelich. The occurred soft errors were classified into single and multiple- bit upsets, enabling an estimation of the rate at which extrinsic intervention is necessary.