Darmstadt 2016 – wissenschaftliches Programm
Bereiche | Tage | Auswahl | Suche | Aktualisierungen | Downloads | Hilfe
HK: Fachverband Physik der Hadronen und Kerne
HK 45: Postersession
HK 45.72: Poster
Mittwoch, 16. März 2016, 18:30–20:30, S1/05 22-24
An FPGA-based Slowcontrol Module and a Baseline shifting extension card for the Sampling-ADC Readout of the Crystal Barrel Calorimeter — •Georg Urff and Timo Poller for the CBELSA/TAPS collaboration — Helmholtz-Institut für Strahlen- und Kernphysik, Bonn, Germany
At the electron accelerator ELSA (Bonn) the CBELSA/TAPS experiment investigates the photoproduction of mesons off protons and neutrons. The CsI(Tl)-crystals of the Crystal Barrel calorimeter are being upgraded from a PIN-diode readout to an APD readout. In the context of this upgrade, an FPGA-based Sampling-ADC (SADC) is presently being developed (HK 304).
A Slowcontrol Module for the SADC with TCP/Telnet access has been developed on the basis of a Spartan6 FPGA. Control and monitoring of the SADC’s power supply as well as control of parameters of the analog and digital data processing in the SADC is realized via PMBus/I2C. The prototype as well as an overview of its functionality will be presented.
In order to fully utilize the dynamic input range of the SADCs, an interfacing extension board was designed. It receives the differential signal generated by previous amplification stages and adds an individual DC offset voltage to each channel supplied by a digital-to-analog converter. The circuit and the used techniques as well as simulations and measurements will be presented.
Supported by the Deutsche Forschungsgemeinschaft (SFB/TR16).