Darmstadt 2016 – wissenschaftliches Programm

Bereiche | Tage | Auswahl | Suche | Aktualisierungen | Downloads | Hilfe

HK: Fachverband Physik der Hadronen und Kerne

HK 45: Postersession

HK 45.7: Poster

Mittwoch, 16. März 2016, 18:30–20:30, S1/05 22-24

Lattice QCD Dslash Operator with Dataflow Computing — •Thomas Janson and Udo Kebschull — Infrastructure and Computer Systems for Data Processing, Goethe University Frankfurt

We investigate new methods in computational particle physics and high performance computing for applications in the field of Quantum Chromodynamic simulation with Dataflow Engines. We describe an algorithm as a directed graph using the high-level dataflow programming language openSPL from Maxeler and others. Such a graph models the parallel flow of data and operations on an algorithmic abstraction level and exposes the highest possible parallelism and locality of a given algorithm in a natural way. In this concept, the data flows through pipelines of an FPGA with many arithmetic units which are all connected to perform the massive parallel computation of an algorithm.

We have shown and verified by simulation that we can describe the naive Dslash operator fully as a dataflow graph. Here, all multiplication and addition to update one spinor are computed in one clock cycle. The data flows over six DDR3 channels into the FPGA.