Parts | Days | Selection | Search | Updates | Downloads | Help

HK: Fachverband Physik der Hadronen und Kerne

HK 37: Instrumentation IX

HK 37.2: Talk

Wednesday, March 30, 2022, 14:30–14:45, HK-H3

Detector Readout Algorithms and Data Flow Programming on FPGAs with Intel HLS — •Thomas Janson and Udo Kebschull — IRI, Goethe-Universität Frankfurt am Main, Max-von-Laue-Straße 12, 60438 Frankfurt am Main, Germany

We discuss an alternative approach to implementing algorithms for detector readout with FPGAs. The talk is a continuation of past presentations and discusses the implementation of various algorithms that can be implemented on Intel FPGAs using Modern C++. The algorithms are implemented using a data flow C++ template library that we developed specifically for this use case of detector readout. We show how generic template programming can be used to describe algorithms as a data flow graph and compare the results with the conventional HLS C++ programming technique. Metrics such as latency, flow and resource consumption are discussed and compared. The results are then compared and evaluated with the traditional method, which implements algorithms using a hardware description language such as Verilog or VHDL.