DPG Phi
Verhandlungen
Verhandlungen
DPG

Berlin 2024 – wissenschaftliches Programm

Bereiche | Tage | Auswahl | Suche | Aktualisierungen | Downloads | Hilfe

QI: Fachverband Quanteninformation

QI 7: Quantum Error Correction

QI 7.8: Vortrag

Montag, 18. März 2024, 17:00–17:15, HFT-TA 441

Hardware-Tailored Logical Gates for Quantum Error-Correcting Codes — •Eric Kuehnke1, Kyano Levi2,1, Jens Eisert1, and Daniel Miller11Freie Universität Berlin — 2Technische Universität Berlin

Quantum error-correcting codes play a key role in fault-tolerant quantum computing. Due to the encoding of logical information into higher-dimensional and abstract Hilbert spaces of quantum error-correcting codes, however, the transformation of said logical information poses a difficult challenge. We use the representation of Clifford gates as symplectic binary matrices to construct hardware-tailored logical circuits for quantum error-correcting codes. We achieve this by translating the problem of circuit compilation into a binary optimization problem, which we solve with the help of Gurobi, a professional tool for mathematical optimization.

We apply our newly developed method to construct hardware-tailored logical gates for specific quantum error-correcting codes. One of these is the twisted toric-24 code, a quantum error-correcting code that encodes two logical qubits into twelve physical qubits.

Keywords: quantum error-correcting codes; quantum circuit construction; logical gates; Clifford gates; hardware-tailored

100% | Mobil-Ansicht | English Version | Kontakt/Impressum/Datenschutz
DPG-Physik > DPG-Verhandlungen > 2024 > Berlin