DPG Phi
Verhandlungen
Verhandlungen
DPG

Freiburg 2024 – scientific programme

Parts | Days | Selection | Search | Updates | Downloads | Help

Q: Fachverband Quantenoptik und Photonik

Q 37: Poster III

Q 37.14: Poster

Wednesday, March 13, 2024, 17:00–19:00, Tent B

Fault-Tolerant One-Bit Addition with the Smallest Interesting Colour Code — •Yang Wang1, Selwyn Simsek2, and Ben Criger213. Physikalisches Institut, ZAQuant, University of Stuttgart, Allmandring 13, 70569 Stuttgart, Germany — 2Quantinuum, Terrington House, 13-15 Hills Road, Cambridge, CB2 1NL, UK

Fault-tolerant operations based on stabilizer codes are the state of the art in suppressing error rates in quantum computations. Most such codes do not permit a straightforward implementation of non-Clifford logical operations, which are necessary to define a universal gate set. As a result, implementations of these operations must either use error-correcting codes with more complicated error correction procedures or gate teleportation and magic states, which are prepared at the logical level, increasing overhead to a degree that precludes near-term implementation. In this work, we implement a small quantum algorithm, one-qubit addition, fault-tolerantly on the Quantinuum H1-1 quantum computer, using the 8-qubit error detection code. By removing unnecessary error-correction circuits and using low-overhead techniques for fault-tolerant preparation and measurement, we reduce the number of error-prone two-qubit gates and measurements to 36. We observe arithmetic errors with a rate of ~ 0.11% for the fault-tolerant circuit and ~ 0.95% for the unencoded circuit.

Keywords: quantum error correction; quantum computing; quantum network

100% | Mobile Layout | Deutsche Version | Contact/Imprint/Privacy
DPG-Physik > DPG-Verhandlungen > 2024 > Freiburg